2026-09-20T13:48:29Zhttps://api.drum.lib.umd.edu/server/oai/request

oai:drum.lib.umd.edu:1903/71852016-03-29T06:10:07Zcom_1903_2234com_1903_1654com_1903_2col_1903_2765col_1903_3

Qu, Gang Nagarajan, Chandra S Digital Repository at the University of Maryland University of Maryland (College Park, Md.) Electrical Engineering 2007-09-28T14:57:08Z 2007-09-28T14:57:08Z 2007-06-04 http://hdl.handle.net/1903/7185 Leakage power has become one of the most important components of power dissipation in sub-micron designs. It is critical to include leakage mitigation methods in the low power design flow. Dual-Vth assignment, an effective leakage reduction technique, has been adopted by industrial EDA tools in gate-level design. This thesis presents a dual-Vth based low leakage design flow using a mixed Vth standard cell library, in which transistors within a cell have different Vth values. A mixed threshold standard cell design methodology is implemented and the cells are characterized using HSPICE with 130nm model. We integrated the design flow in a state-of-the-art industrial CAD tool and ran experiments on eleven ISCAS benchmarks and three industrial designs. On an average, our method can achieve 40% leakage saving over designs with nominal threshold voltage cells and 9% saving over the cell-based dual-Vth assignment technique, without any delay penalty. 369980 bytes application/pdf en_US Integrating a Dual-Vth Design Flow Using Mixed Vth Cell Libraries in EDA Tool Thesis Engineering, Electronics and Electrical open.access